Comparison of Digital to Analog Converters in 0.20μm SOI and 0.13μm CMOS Process  by Cooney, Michael et al.
 Physics Procedia  37 ( 2012 )  1715 – 1719 
1875-3892 © 2012 Published by Elsevier B.V. Selection and/or peer review under responsibility of the organizing committee for TIPP 11. 
doi: 10.1016/j.phpro.2012.02.496 
TIPP 2011 - Technology and Instrumentation in Particle Physics 2011
Comparison of Digital to Analog Converters in 0.20 μm SOI and 0.13 μm CMOS
process
Michael Cooneya, Larry Ruckmana, Gary Varnera
aUniversity of Hawaii at Manoa, 2505 Correa Road, Honolulu, HI, 96822
Abstract
Biasing and threshold adjustments are crucial for the correct operation and sensitivity of 3T based pixel detectors.
The latest generation of pixel detectors detectors designed at the University of Hawaii (UH) have adjustable triggering
thresholds by including on chip 8-bit R-2R Digital to Analog Converters (DAC). The DAC is the ﬁrst designed at
UH to be manufactured in a 0.20μm SOI CMOS technology. The DAC has additionally been fabricated in a 0.13μm
CMOS technology. The inclusion of such structure allows comparison between fabrication runs as well as fabrication
technologies. Simulations and preliminary results are included, as well as comparisons between fabrication technolo-
gies.
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1. Introduction
Readout and 3T-based pixel detectors have been developed over the course of many years at the University of
Hawaii Instrument Development Laboratory for use in colliding experiments [1]. High speed, low noise, and high
density have led to a number of technologies and architectures being studied. Silicon-On-Insulator (SOI) manufactur-
ing [2], in collaboration with KEK, Tsukuba, Japan and hexagonal pixels [3], developed at University of Hawaii, are
two leading technologies being explored. Very high readout speeds will be required along with very dense pixel arrays
and tightly packed detectors, leading to very pin-constrained packages operating at greater than 100 MHz rates [4],
one motivator for on chip biasing.
To accommodate various requirements (low power, high density), we have begun testing and reviewing R-2R
based Digital-to-Analog converters in a 0.13μm CMOS process from IBM and a 0.20μm Fully-Depleted SOI CMOS
process by Lapis Semiconductor Co., Ltd.
The CMOS design was part of the CHAMP ASIC, shown in Figure 1, a design comprised of many test struc-
tures [5]. The CMOS DAC design has been used in subsequent ASICs. The SOI design, shown in Figure 2, is the
latest in the Continuous Acquisition Pixel based sensors for vertexing applications [6] .
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Figure 1: Photo of the CHAMP ASIC (CMOS design). The die size is
4 mm by 4 mm.
Figure 2: Photo view of the CAP12 ASIC (SOI design). The die size is
2.4 mm by 2.4 mm.
Figure 3: Schematic of a single stage of an R-2R DAC. In this design, the positive and negative reference voltages are tunable, allowing ﬁne control
over the range of output voltages.
1.1. Digital to Analog Converter
The DACs were designed using the classical R-2R design with a serial interface for loading values (to save external
pins on pin limited designs). A schematic of one stage of the DAC can be seen in Figure 3. The serial interface uses
the same logic for both designs and only diﬀers in the layout of the logic. For both designs, polysilicon resistors from
the design kit were used. The CHAMP resistors (R and 2R) had W/L of 0.0425 and 0.0243 respectively. The CHAMP
resistors (R and 2R) had W/L of 0.0429 and 0.0211 respectively.
Twelve (12) bits of resolution was selected in the CMOS process to give adequate selection of output voltages for
future designs in that process. Eight (8) bits of resolution was selected in the SOI process due to space constraints in
the layout as well as a very limited operating range of the DAC output required for the design. The layout of the 12
bit CMOS DAC can be seen in Figure 4 while the layout for the 8 bit SOI DAC can be seen in Figure 5.
A design goal was for no gaps in the output voltage coverage, rather than focusing on non-linearity. Future designs
will be able to account for any non-linearity, as long as all analog output voltages are covered.
2. Results
Stepping through the decimal code to view the output voltage can be seen in Figure 6. The reference inputs were
tied to the process VDD (CHAMP = 1.2 V, SOI = 1.8 V) for the positive reference and to GND for both negative
references. This allows stepping through the entire DAC range. Both designs only actually require a small useful
range out of the DAC (approximately 0.2 V) and the design was focused on that goal.
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Figure 4: Layout view of the CMOS 12 bit DAC. Figure 5: Layout view of the SOI 8 bit DAC.
The diﬀerential non-linearity (DNL) was measured for the simulations for both designs as well as actual output
on the CHAMP CMOS design. The actual DNL on the CHAMP design was less than the simulated value by a large
margin. The results are plotted in Figure 7. The overall trends appear similar, expected based on the common design
approach.
The integral non-linearity (INL) was measured for the simulations for both designs as well as actual output on the
CHAMP CMOS design. As with the DNL, the actual INL was less than the simulated INL for the 12 bit CHAMP
design. The results are plotted in Figure 8.
The least signiﬁcant bit (LSB) for the CHAMP design is approximately 0.29 mV while the LSB for the SOI design
is approximately 7.0 mV. The CHAMP design as fabricated had a gain error of 0.125LSB. The SOI simulation had a
gain error of 0.573LSB.
3. Conclusion
The two DAC designs show very similar output trends which is expected. The two DACs show no gaps in output
voltage coverage over their respective full ranges. The 12 bit CHAMP DAC had a LSB of 0.29 mV with a gain error
of 0.125LSB while the SOI design had an LSB of 7.0 mV and a gain error of 0.573LSB.
The actual results with the CHAMP design is encouraging for the SOI design. We have showed for a R-2R DAC
design the simulations appear consistent across design kits and the ﬁrst measured output for the CHAMP is in line
with the simulated output. The SOI design output has not yet been measured and compared to simulation.
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Figure 6: Plot of the output voltage as a function of the input decimal code for the two DACs. The CHAMP actual output (solid black line)
along with the CHAMP ideal value (dotted pink line) and the CHAMP simulation value (dashed orange line) show very good agreement. The SOI
simulated output (thick dashed green line) shows more variation against the ideal SOI output (thin dashed blue line).
Figure 7: Plot of the diﬀerential non-linearity between the 12 bit CHAMP actual output (solid black line), the CHAMP simulation value (dotted
pink line), and the 8bit SOI simulation value (dashed green line).
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Figure 8: Plot of the integral non-linearity between the 12 bit CHAMP actual output (solid black line), the CHAMP simulation value (dotted pink
line), and the 8 bit SOI simulation value (dashed green line).
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